F5F Stay Refreshed Hardware Desktop 5,000 megawatts of RISC-V processor power...

5,000 megawatts of RISC-V processor power...

5,000 megawatts of RISC-V processor power...

Pages (2): Previous 1 2
C
clix800
Member
122
07-01-2023, 12:21 AM
#11
This article discusses how RISC-V core clocks are now available for Apple Silicon devices, making the technology accessible to developers and users alike.
C
clix800
07-01-2023, 12:21 AM #11

This article discusses how RISC-V core clocks are now available for Apple Silicon devices, making the technology accessible to developers and users alike.

C
Crypso
Junior Member
8
07-01-2023, 08:44 AM
#12
- Shifted to CPU's, Motherboards and RAM - This doesn't align with Tech News posting rules
C
Crypso
07-01-2023, 08:44 AM #12

- Shifted to CPU's, Motherboards and RAM - This doesn't align with Tech News posting rules

D
DeviledPvP
Junior Member
44
07-08-2023, 10:26 AM
#13
I'm curious about whether the count of Cores/Threads directly affects how much you can boost clock speeds. My thought is that having more cores might make it tougher to reach higher speeds because of other factors like memory speed, channels, I/O performance, and bus capacity. These elements also play a role in determining overall system performance.
D
DeviledPvP
07-08-2023, 10:26 AM #13

I'm curious about whether the count of Cores/Threads directly affects how much you can boost clock speeds. My thought is that having more cores might make it tougher to reach higher speeds because of other factors like memory speed, channels, I/O performance, and bus capacity. These elements also play a role in determining overall system performance.

R
RagingPizzaYT
Junior Member
16
07-12-2023, 11:56 AM
#14
IPC primarily influences clock speed; achieving a high IPC is more challenging than a lower IPC with faster clocks. When it comes to core numbers, focus should be on boosting cooler performance and improving board VRM efficiency to reduce heat-related power loss.
R
RagingPizzaYT
07-12-2023, 11:56 AM #14

IPC primarily influences clock speed; achieving a high IPC is more challenging than a lower IPC with faster clocks. When it comes to core numbers, focus should be on boosting cooler performance and improving board VRM efficiency to reduce heat-related power loss.

I
ired_PvP
Member
51
07-21-2023, 01:57 AM
#15
Yes, higher clock speeds generally lead to increased power usage.
I
ired_PvP
07-21-2023, 01:57 AM #15

Yes, higher clock speeds generally lead to increased power usage.

C
chip_56
Junior Member
3
07-21-2023, 10:46 PM
#16
In a single architecture setup, it generally holds true. However, varying architectures and reduced node sizes don't always guarantee it. AMD, for instance, achieved better power efficiency with the Ryzen 3 compared to the Ryzen 2 despite similar manufacturing nodes.
C
chip_56
07-21-2023, 10:46 PM #16

In a single architecture setup, it generally holds true. However, varying architectures and reduced node sizes don't always guarantee it. AMD, for instance, achieved better power efficiency with the Ryzen 3 compared to the Ryzen 2 despite similar manufacturing nodes.

F
Failman1233
Member
51
07-28-2023, 07:40 AM
#17
Typically IPC alone doesn't capture the full picture because RISC-based processors generally offer much higher IPC than CISC ones. The main distinction lies in how many instructions can be executed per clock cycle—complex CISC instructions can replace multiple simpler RISC instructions. Clock speed is also constrained by design complexity; even with advanced nodes and extensive pipelining, simpler designs can achieve very high frequencies since they minimize combinatorial logic and keep each cycle short, boosting the clock rate while reducing operations per cycle.
F
Failman1233
07-28-2023, 07:40 AM #17

Typically IPC alone doesn't capture the full picture because RISC-based processors generally offer much higher IPC than CISC ones. The main distinction lies in how many instructions can be executed per clock cycle—complex CISC instructions can replace multiple simpler RISC instructions. Clock speed is also constrained by design complexity; even with advanced nodes and extensive pipelining, simpler designs can achieve very high frequencies since they minimize combinatorial logic and keep each cycle short, boosting the clock rate while reducing operations per cycle.

Pages (2): Previous 1 2