F5F Stay Refreshed Hardware Desktop Questionis this true ?

Questionis this true ?

Questionis this true ?

L
Lordlochie
Member
214
10-22-2016, 09:30 PM
#1
The processor manages several connections: one for RAM, another for PCIe (directly linked to the graphics card), and a third for DMI. When a memory address is provided, it determines the appropriate destination based on its location relative to these registers. The BIOS keeps track of available memory under 4GB in a CPU register named TOLUD and above 4GB in another called TOUUD. If the address fits within the RAM range, it goes there. For PCIe connections, it sends it to the GPU. Otherwise, it uses DMI. Your explanation is accurate.
L
Lordlochie
10-22-2016, 09:30 PM #1

The processor manages several connections: one for RAM, another for PCIe (directly linked to the graphics card), and a third for DMI. When a memory address is provided, it determines the appropriate destination based on its location relative to these registers. The BIOS keeps track of available memory under 4GB in a CPU register named TOLUD and above 4GB in another called TOUUD. If the address fits within the RAM range, it goes there. For PCIe connections, it sends it to the GPU. Otherwise, it uses DMI. Your explanation is accurate.

E
elite366
Member
61
10-22-2016, 09:59 PM
#2
This question is asking for clarification on the purpose behind the inquiry, seeking understanding of what needs to be determined or accomplished.
E
elite366
10-22-2016, 09:59 PM #2

This question is asking for clarification on the purpose behind the inquiry, seeking understanding of what needs to be determined or accomplished.

N
Ninjas_R_OP
Senior Member
743
10-23-2016, 01:55 AM
#3
Graphics cards have consistently supported DMA operations. The CPU is often not required during these exchanges. Similarly, advanced network cards can perform DMA transfers to RAM with limited CPU involvement.
N
Ninjas_R_OP
10-23-2016, 01:55 AM #3

Graphics cards have consistently supported DMA operations. The CPU is often not required during these exchanges. Similarly, advanced network cards can perform DMA transfers to RAM with limited CPU involvement.

O
OreoPro124420
Member
199
11-08-2016, 02:09 PM
#4
Modern CPUs do retain direct I/O addresses, allowing them to communicate outside the memory-mapped space. Previously, x86 IN and OUT instructions were used to interact with peripherals within the I/O address area.
O
OreoPro124420
11-08-2016, 02:09 PM #4

Modern CPUs do retain direct I/O addresses, allowing them to communicate outside the memory-mapped space. Previously, x86 IN and OUT instructions were used to interact with peripherals within the I/O address area.

M
MrNeropian
Junior Member
19
11-08-2016, 02:48 PM
#5
Modern CPUs include IMC (Internal Memory Control) built into the same chip alongside cores and cache, either directly on Intel or through a separate I/O chiplet in Ryzen.
M
MrNeropian
11-08-2016, 02:48 PM #5

Modern CPUs include IMC (Internal Memory Control) built into the same chip alongside cores and cache, either directly on Intel or through a separate I/O chiplet in Ryzen.

B
baerko
Junior Member
30
11-08-2016, 04:48 PM
#6
In general, no. The motherboard chipset manages the functions that were previously direct mapped. For instance --
https://www.servethehome.com/wp-content/...iagram.jpg
The DMI connection to the motherboard chipset takes over all the traffic that used to be direct mapped.
B
baerko
11-08-2016, 04:48 PM #6

In general, no. The motherboard chipset manages the functions that were previously direct mapped. For instance --
https://www.servethehome.com/wp-content/...iagram.jpg
The DMI connection to the motherboard chipset takes over all the traffic that used to be direct mapped.