F5F Stay Refreshed Hardware Desktop Inquiry about PCI lanes, GPU specifications, and M.2 NVMe drives.

Inquiry about PCI lanes, GPU specifications, and M.2 NVMe drives.

Inquiry about PCI lanes, GPU specifications, and M.2 NVMe drives.

R
RulwenJr
Posting Freak
786
12-29-2019, 01:18 AM
#1
You're considering adding more NVMe drives to your setup. The 4 PCIe 4.0 slots should accommodate additional drives without affecting GPU performance, as long as you don't exceed the lane limits. Your existing drives (500GB and 1TB) are fine for storage tasks like Primocache or game files. For gaming, extra NVMe drives won't significantly impact performance unless they cause bottlenecks, which is unlikely with proper configuration.
R
RulwenJr
12-29-2019, 01:18 AM #1

You're considering adding more NVMe drives to your setup. The 4 PCIe 4.0 slots should accommodate additional drives without affecting GPU performance, as long as you don't exceed the lane limits. Your existing drives (500GB and 1TB) are fine for storage tasks like Primocache or game files. For gaming, extra NVMe drives won't significantly impact performance unless they cause bottlenecks, which is unlikely with proper configuration.

M
mcfarter
Member
178
01-05-2020, 05:08 AM
#2
Only if you use the PCIe 5.0 M.2 port will this occur. They work just fine in their place. Generally, people can't distinguish between Gen 3 and Gen 4 drives unless tested, and the performance of one doesn't influence another.
M
mcfarter
01-05-2020, 05:08 AM #2

Only if you use the PCIe 5.0 M.2 port will this occur. They work just fine in their place. Generally, people can't distinguish between Gen 3 and Gen 4 drives unless tested, and the performance of one doesn't influence another.

C
CloudyIris
Junior Member
14
01-07-2020, 04:41 AM
#3
As per the schematic in the guide, every m.2 port operates independently, with the CPU-connected port being the upper two ports while others link to the chipset.
C
CloudyIris
01-07-2020, 04:41 AM #3

As per the schematic in the guide, every m.2 port operates independently, with the CPU-connected port being the upper two ports while others link to the chipset.