Timing details of memory
Timing details of memory
I understand the voltage details, but I wanted to confirm that tRCDT can indeed be lower than tCL. The HCI memtest results suggest stability under these configurations.
It should work well after passing stability checks and normal usage.